|
 Digital
ASIC
Features
- 1.2V - 5.0V operation
- Operating Temp. range -55° to 125°C
- 500+ MHz toggle rate
Clock Tree Synthesis
Clock drivers are placed to minimise clock
skew and latency effects on circuit performance. Parameterised
clock buffers model the clock trees before layout. We match
the simulation parameters of the pre-layout models with a
physical clock tree during layout.
Flexible Design Methodology
We work with customers to interface at whichever
entry level suits their particular circumstances.
Extensive Core Library
- Eeprom,Eprom,ROM,SRAM,Flash cells
- Core Processors
- Datapath compilers etc.
|
