Feedback  Site Map  Tanner.com  
  Other Researches

   The Opportunity
   Integrated Circuits
   Reconfig Computers

  Request More Info
 
  

As part of our asynchronous circuit design tool development, we are simulating and fabricating several iterations of prototype chips that we designed with the tools. The figure below was obtained from T-Spice simulations of automated design. The blue trace represents the power consumption of the default design, and the red trace corresponds to the design optimized for power consumption.

 

 

Back to top


Home | Products | MEMS | R & D | Contact Info | Feedback | Site Map

Copyright © 1999-2001 by Tanner Research, Inc. All Rights Reserved