As part of our asynchronous circuit design tool development,
we are simulating and fabricating several iterations of prototype
chips that we designed with the tools. The figure below was
obtained from T-Spice simulations of automated design. The
blue trace represents the power consumption of the default
design, and the red trace corresponds to the design optimized
for power consumption.